Xilinx公司的Kintex-7 FPGA具有144GMACS DSP,能满足更高的性能而功耗是目前产品的40%,可以集成更多的硅器件,从而更容易创建差异性产品,具有更低的成本而提高了竞争性.可编程的Kintex-7 FPGA支持多种空中接口如LTE,WiMAX和WCDMA.广泛用在通信,医疗电子,3D TV,航空航天,多模式无线电等.本文介绍了Kintex-7 FPGA主要特性以及单片LTE基带(2x4MIMO)框图,手持超声波框图和IP网关视频框图与Kintex-7 Mini Module Plus开发套件主要特性,框图和板电源框图,开发套件电路图和材料清单.
Kintex-7 FPGAs let designers build in superi大电流电感or bandwidth and 12-bit digitally programmable analog while meeting cost and power requirements. Unprecedented 144GMACS digital signal processor (DSP) power makes the versatile Kintex-7 devices an excellent option for applications such as portable ultrasound equipment and next-generation communications. Kintex-7 FPGAs deliver peak serial bandwidth (full duplex) of 800Gbps and include CPRI/OBSAI IP cores (9.8Gbps) optimized for today’s distributed baseband architectures. The programmable Kintex-7 devices can also be easily reconfigured to support multiple air interfaces such as LTE, WiMAX, and WCDMA. For interfacing to host systems, the Kintex-7 FPGA family provides built-in support for eight-channels of PCI Express (Gen1/Gen2).
The highly efficient and affordable devices also enable designers to address connectivity and throughput requirements while minimizing part counts. The 72-bit, 1,833Mbps Kintex-7 memory interface supports single-memory-buffer designs instead of the two- or four-buffer designs required with other devices. Similarly, a single Kintex-7 device can process video at rates that enable a single-chip implementation of a video over IP gateway that can support 12 3G channels over a 4-channel 10 Gigabit Ethernet bridge.
Kintex-7 FPGA 系列特性表:
Kintex-7 FPGA主要特性:
Twice the P插件电感器rice-Performance, Lower Cost
• Many performance-boosting innovations including industry-leading 1,866Mbps memory interface; 639MHz DSP48E1 slices with high performance filtering capabilities; six-input look-up table
• 1833Mbps memory interfaces
• LVDS connectivity at 1.6G
• Up to 1,920 DSP slices
• Package optimized to line rate performance
Memory Controller Innovations
• Dedicated hard IP implementation of the memory Phy, for simplified interfacing to external DDR memory
• A flexible, soft controller enabled by high-performance logic for calibration, access methods, and system interfaces
• High-speed PCI Express hard and soft IP
• Integrated hard IP for PCI Express, with full support for PCI Express endpoint and root port configurations
• Hard IP support for up to eight PCI Express Gen1 and Gen2 channels
• Soft IP support for up to eight PCI Express Gen3 channels
Maximize Connectivity and Stay Within Budget
• Kintex-7 FPGAs let designers choose a package with the right combination of price and performance for the application
• Family price points each maximize throughput (6.6Gbps and 12.5Gbps transceivers)
• Maximize performance with regular flip-chip BGA packaging offering highest signal integrity and up to 32 high-speed GTX transceivers (12.5Gbps line rates)
• Minimize costs with bare-die flip-chip BGA packaging that delivers high signal integrity and robust thermal characteristics (up to 6.6Gbps line rates)Half the Power Consumption
• HPL process cuts power in half compared to alternative 28nm High-Performance (HP) process
• Low 1.0V core voltage (optional 0.9V core voltage option for some devices) translates into lower system power, lower cooling required, and more “green” designs
•Additional power reductions from intelligent clock gating and fifth generation partial reconfiguration
Kintex-7 FPGAs offer the best price-performance so designers can meet stringent latency requirements for LTE baseband processing in a common platform.
• Programmability enables a cost-effective common platform supporting multiple air interfaces such as LTE, WiMAX, and WCDMA
• Reduce total cost of ownership with the ability to scale and reuse designs from picocell to macrocell
• 3x capacity at the same cost of previous-generation FPGAs while consuming 40% less power
• Support for 9.8Gbps CPRI/OBSAI for high throughput
• Support for 6.144Gbps CPRI/OBSAI in a low-cost package option
如何提高基于FPGA的原型的可视性采用基于现场可编程门阵列(FPGA)的原型的验证团队面临的最大挑战之一在于当原型系统未能发挥期望的性能时了解原型系统的内部行为。分析和调试这些设计的一个关键因素是难以观察内部信号。目前的顶级FPGA在 基于C8051F020和USB的OLED控制系统设计1 引言 与传统的液晶显示屏相比，OLED显示模块具有高亮度、高对比度、宽视角、响应速度快、功耗低等特点。因此，随着电子产品高度集成化的发展，OLED显示模块在移动终端、工业控制、便携式电子产品等领域 [DCDC]一个电击器的升压部分求助 本帖最后由 yangff 于 2016-11-7 11:58 编辑 简单的说就是x宝上很常见的那种用来做羞羞的事情的电击器。 （也有叫做经络电击理疗仪什么的，都是一个东西……）它里面的升压部分，结构上是一个类似boost的结构。 能产生100~200多v的电压只不过并不需要连续的高压输出，所以只是震荡升压对电容充电再放电的过程。 然后我想改造一下它的控制方式，于是我做了两个尝试：1. 在上面引了几条线出来，用自己的arduino来产生pwm波形和控制信号。 这可以让它
1/3 1 2 3 下一页 尾页 |
在线客服1号