— DMA and interrupt request support
— Nexus Class 1 debug support
— eTPU2 enhance功率电感厂家ments
– Counters and channels can run at full system clock speed
– Software watchdog
– Real-time performance monitor
– Instruction set enhancements for smaller more flexible code generation
– Programmable channel mode for customization of channel operation
• Enhanced queued A/D converter (eQADC)
— Two independent on-chip redundant signed digit (RSD) cyclic ADCs
– 8-, 10-, and 12-bit resolution
– Differential conversions
– Targets up to 10-bit accuracy at 500 KSample/s (ADC_CLK = 7.5 MHz) and 8-bit accuracy at 1 MSample/s (ADC_CLK = 15 MHz) for differential conversions
– Differential channels include variable gain amplifier (VGA) for improved dynamic range (x1; x2; x4)
– Differential channels include programmable pull-up and pull-down resistors for biasing and sensor diagnostics(200 kohm; 100 k0hm; low value of 5 k0hm)
– Single-ended signal range from 0 to 5 V
– Sample times of 2 (default), 8, 64 or 128 ADC clock cycles
– Provides time stamp information when requested
– Parallel interface to eQADC command FIFOs (CFIFOs) and result FIFOs (RFIFOs)
– Supports both right-justified unsigned and signed formats for conversion results
– Temperature sensor to enable measurement of die temperature
– Ability to measure all power supply pins directly
— Automatic application of ADC calibration constants
– Provision of reference voltages (25% VREF and 75% VREF) for ADC calibration purposes
— Up to 341 input channels available to the two on-chip ADCs
— Four pairs of differential analog input channels
— Full duplex synchronous serial interface to an external device
– Has a free-running clock for use by the external device
– Supports a 26-bit message length
– Transmits a null message when there are no triggered CFIFOs with commands bound for external CBuffers, or when there are triggered CFIFOs with commands bound for external CBuffers but the external CBuffers are full
— Parallel Side Interface to communicate with an on-chip companion module
— Zero jitter triggering for queue 0. (Queue 0 trigger causes current conversion to be aborted and the queued conversions in the CBUFFER to be bypassed. Delay from Trigger to start of conversion is 13 system clocks + 1 ADC clock.)
— eQADC Result Streaming. Generation of a continuous stream of ADC conversion results from a single eQADC command word. Controlled by two different trigger signals; one to define the rate at which results are generated and the other to define the beginning and ending of the stream. Used to digitize waveforms during specific time/angle windows, e.g., engine knock sensor sampling.
— Angular Decimation. The ability of the eQADC to sample an analog waveform in the time domain, perform Finite Impulse Response (FIR) or Infinite Impulse Response (IIR) filtering also in the time domain, but to down sample the results in the angle domain. Resulting in a time domain filtered result at a given engine angle.
— Priority Based CFIFOs
– Supports six CFIFOs with fixed priority. The lower the CFIFO number, the higher its priority. When commands of distinct CFIFOs are bound for the same CBuffer, the higher priority CFIFO is always served first.
– Supports software and several hardware trigger modes to arm a particular CFIFO
– Generates interrupt when command coherency is not achieved
— External Hardware Triggers
– Supports rising edge, falling edge, high level and low level triggers
– Supports configurable digital filter
— Supports four external 8-to-1 muxes which can expand the input channel number from 341 to 59
• Two deserial serial peripheral interface modules (DSPI)
— SPI
– Full duplex communication ports with interrupt and DMA request support
– Supports all functional modes from QSPI subblock of QSMCM (MPC5xx family)
– Support for queues in RAM
– 6 chip selects, expandable to 64 with external demultiplexers
– Programmable frame size, baud rate, clock delay and clock phase on a per frame basis
– Modified SPI mode for interfacing to peripherals with longer setup time requirements
– LVDS option for output cl
基于AP3031的高效LED背光驱动电源方案随着电力电子技术的发展，越来越多的便携设备开始使用中小尺寸(7`~10`)的液晶面板作为显示输出装置。由于便携设备电池容量有限，低效率的背光电源方案会严重缩短设备的工作时间，因此如何提高背光驱动的效率 DSP和FPGA在大尺寸激光数控加工系统中的运用激光切割和雕刻以其精度高、视觉效果好等特性，被广泛运用于广告业和航模制造业。在大尺寸激光加工系统的开发过程中，加工速度与加工精度是首先要解决的问题。解决速度问题的一般方法是在电机每次运动前、后设置加、 基于AD7862和dsPIC30F的数据采集系统摘要：为提高数据采集系统的采集精度和转换速度，设计基于AD7862和dstPIC30F6010A的数据采集系统，详细介绍AD7862和dsPIC30F6010A的特点和性能；并介绍该系统硬件部分和软件
4/6 首页 上一页 2 3 4 5 6 下一页 尾页 |
在线客服1号